Partial Order Pruning: For Best Speed/Accuracy Trade-Off in Neural Architecture Search

Xin Li, Yiming Zhou, Zheng Pan, Jiashi Feng; The IEEE Conference on Computer Vision and Pattern Recognition (CVPR), 2019, pp. 9145-9153

Abstract


Achieving good speed and accuracy trade-off on a target platform is very important in deploying deep neural networks in real world scenarios. However, most existing automatic architecture search approaches only concentrate on high performance. In this work, we propose an algorithm that can offer better speed/accuracy trade-off of searched networks, which is termed "Partial Order Pruning". It prunes the architecture search space with a partial order assumption to automatically search for the architectures with the best speed and accuracy trade-off. Our algorithm explicitly takes profile information about the inference speed on the target platform into consideration. With the proposed algorithm, we present several Dongfeng (DF) networks that provide high accuracy and fast inference speed on various application GPU platforms. By further searching decoder architectures, our DF-Seg real-time segmentation networks yield state-of-the-art speed/accuracy trade-off on both the target embedded device and the high-end GPU.

Related Material


[pdf]
[bibtex]
@InProceedings{Li_2019_CVPR,
author = {Li, Xin and Zhou, Yiming and Pan, Zheng and Feng, Jiashi},
title = {Partial Order Pruning: For Best Speed/Accuracy Trade-Off in Neural Architecture Search},
booktitle = {The IEEE Conference on Computer Vision and Pattern Recognition (CVPR)},
month = {June},
year = {2019}
}