Appendix: Tiled Squeeze-and-Excite

A. TSE Code

An implementation in PyTorch of the TSE block is given in Figure A1.

```python
def TSE(x, kernel, se_ratio):
    # x: input feature map [N, C, H, W]
    # kernel: tile size (Kh, Kw)
    # se_ratio: SE channel reduction ratio

    N, C, H, W = x.size()

    # tiled squeeze
    sq = nn.AvgPool2d(kernel, stride=kernel, ceil_mode=True)
    # original se excitation
    ex = nn.Sequential(
        nn.Conv2d(C, C // se_ratio, 1),
        nn.ReLU(inplace=True),
        nn.Conv2d(C // se_ratio, C, 1),
        nn.Sigmoid()
    )
    y = ex(sq(x))

    # nearest neighbor interpolation
    y = torch.repeat_interleave(y, kernel[0], dim=-2)[:,:,:H,:]
    y = torch.repeat_interleave(y, kernel[1], dim=-1)[:,:,:,:W]
    return x * y
```

Figure A1: PyTorch code of our TSE block

B. Buffering and Latency in Dataflow Architectures

Dataflow-defined accelerators are highly optimized for power efficiency and throughput by leveraging the fixed flow of data in a DNN. This is usually achieved by having a network of processing elements (PE) passing data one to another using a fixed dataflow. An optimized dataflow minimizes access from energy consuming levels of the memory hierarchy (e.g. off-chip DRAM) in favour of locally-cached memory (see [29] for comprehensive review). Inter-layer pipelining [28] is a very effective method to reduce DRAM access and is commonly used by both industrial and academic solutions (see [5] for an overview). Inter-layer pipeling is important for our purposes so we dwell on this point. Let’s assume that we have two consecutive $3 \times 3$ convolutional layers $L_1$ and $L_2$ (padding=1 and stride=1). For simplicity, assume each layer processes it’s input row-wise (same setting as in most of our experiments) as is assigned to it’s own PE. Once $L_1$ outputs it’s first two output rows, $L_2$ can consume them and begin computing it’s output. In this setting, the only required access to off-chip DRAM is to read/write the input/output to the pipeline while intermediate activations are stored locally (see [28] for a general derivation). Let us now compare the SE and TSE ops: Assume an input tensor of dimensions $H \times W \times C$. The GAP op in SE stops the pipeline (as all elements are required for a single output) which means we need to allocate $H \times W \times C$ of on-chip memory. In contrast, the TSE op operates on a tile of size $h \times w$ and once it is processed, the next element in the pipeline can start it’s operation and the tile can be discarded. So for TSE we only need to allocate $h \times w \times C$ on-chip memory. Thus TSE requires only the fraction $(h \times w) / (H \times W)$ of the memory required by SE. The above illustrates the principles of why TSE is beneficial. Actual gains will depend on implementation details of the hardware and software. To that end, we measure latency improvement on the Hailo-8 [1], an AI-Accelerator which uses inter-layer pipelining. Results are given in Table 1. To get a clean measurement that is not dependent on the overall system configuration (e.g DRAM bandwidth) we only measure the latency of pipeline itself (i.e we assume memory movements is instantaneous). Since decreasing buffering means less movement between local and non-local memory, the numbers presented below are actually an underestimate of the overall
Table B1: Measured latency on the Hailo-8. We see that latency is considerably improved when using TSE\_7,\_W instead of SE.

Table C2: Different design selections for TSE. Top-1 accuracy comparison of different RegNetY-800MF models on ImageNet-1K. The naming convention is: TSE\_h\_\_w\_C\_k\_x\_\_k\_y\_R\_c where \_C\_k\_x\_\_k\_y\_ and \_R\_c\_ are the dimensions of the convolution kernel and the channel reduction ratio, respectively.

Table C3: Comparison of mAP accuracy results on MS COCO-2017 validation set for different EfficientDet models [32] with TSE\_1\_\_w\_C\_3\_x\_\_C\_3\_x\_\_R\_2.
show that decreasing the channel reduction ratio can increase the accuracy of the network by 0.36%. However, even with reduction ratio of 2 the network has a large accuracy margin compare to the SE model. Second, we replace the Conv2D1x1 operation with Conv2D3x3. This replacement increases the number of parameters and compute but also improves network accuracy above the SE baseline. The purpose of this experiment is to show that GAP (or any global spatial context) is not mandatory for channel attention and variations in the excitation step can ‘overcome’ the lack of spatial context and even give improvement over more basic excitation schemes with global pooling. It also shows the trade-off between the number of parameters and compute to pipeline buffering which optimally can be optimized to a specific hardware.

**Single Row Strip-tiling.** Here, we use TSE with a single row strip-tiling, e.g., TSE1xW. Unlike the first experiment, here, we squeeze the rows which induces less computation. We also note that changing the channel reduction ratio has limited accuracy gains. To match SE accuracy in this case, we swap the Conv2D1x1 convolution to Conv2D3x1 which increases the number of parameters (even with the same channel reduction ratio). This variant of TSE shows how minimum amount of spatial context can be enough to generate meaningful attention factors. We further verified that TSE1xWC3x1R4 can be used with high resolution networks as well. For this experiment, we employ the EfficientDet [32] models. The results are shown in Table C3 and shows that the same accuracy can be achieved with less pipeline buffering with the cost of adding a small amount of additional computations.

In summary, both experiments show that there is a rather large design space for SE-like operations. Spatial squeezing has a dual role of decreasing computation and aggregating spatial context, however, the more spatial information is squeezed, the greater the buffering required. At the extreme, spatial squeezing can be avoided altogether with the cost of increased computations and reduced accuracy. Adding a spatial component to the excite operation improves the performance of channel attention while significantly increasing the number of parameters. In fact, using Conv2D3x3 has superior performance than the original SE block. The original SE block uses GAP to reduce the compute to minimum and a simple excitation to reduce the parameter count to a minimum, however, is also maximizes the required pipeline buffering. Based on the above observations, TSE is designed to bring all three of compute, parameters and buffering to a minimum while maintaining accuracy.