A. Efficient Proxy Metric for Performance

A.1. Event-Driven Convolution

Event-driven architectures (e.g., NeuronFlow[28, 29]) are a type of dataflow architectures that emulate the brain’s energy and compute efficiency by executing the networks in an asynchronous and parallel event-driven manner. As illustrated in Fig. 10, a convolution is only performed when there’s an arrival event in the input activation maps (i.e., sigma maps in full-frame inference / delta maps in delta-frame inference), meaning the entire accompanying computations and memory accesses can be skipped in the processing if the neuron stays inactive.

![Standard Convolution vs. Event-Driven Convolution](image)

Figure 10: Performing convolution on conventional hardware versus an event-driven processor.

A.1.1 Multiply-Accumulates (MACs)

For a convolution layer, the number of filters is defined by \( C_{out} \) and their size are noted \( C_{in} \times H_k \times W_k \), where \( C, H \) and \( W \) stands for channel, height, and width. The input and output of the layer are composed of a set of feature maps, with shapes \( (C_{in} \times H_{in} \times W_{in}) \) and \( (C_{out} \times H_{out} \times W_{out}) \) respectively. In the following, we consider the padding mode “same” and a stride \( S \). The quantity of total input events of a convolution are indicated by \( N_{evt} \), while the proportion of non-zero input events, representing density, is denoted as \( D_{evt} \). Consider a deep neural network as a stack of \( L \) convolution blocks, each including one convolution layer (e.g., Conv2D, DepthwiseConv2D, TransposeConv2D) followed by one activation layer (e.g., ReLU [15]). The amount of multiply-accumulate (MAC) operations in the \( i \)th convolution block can be described as

\[
MAC^i_{total} = \sum_{i=1}^{L} MAC^i
\]

(17)

\[
MAC^i_{total} = \sum_{i=1}^{L} D_{evt} \times N_{evt} / S^2 \times C_{out} \times H_k \times W_k
\]

To confirm the linear correlation between latency and event density on hardware, we generate several DNN architectures from the NAS-Bench-201 search space. Our experiments cover a range of event densities, varying from 5% to 100% in 5% increments. The plots in Figure 11 demonstrate that the relationship between event density and latency is approximately linear for identical DNN architectures. However, the slopes of distinct DNN architectures differ considerably, primarily due to the varying average computations triggered by a single event across these networks.

A.1.2 Latency vs. Event Density

While running a deep neural network on an event-driven processor, convolution layers possess a significant portion of computes in network inference. Additionally, most event-driven architectures are non-von Neumann architectures, adopting the NMC (Near-Memory Computing) technique to restore data for efficient reading and writing. This makes the total inference time \( T_{net} \) approximate the sum of the processing time \( T_i \) of the \( i \)th convolution layers. Therefore, under a naive mapping strategy, the network inference time \( T_{net} \) is roughly proportional to the input event density \( D_{evt} \) of network, as shown in Eq. (17) and Eq. (18).

\[
T_{net} \approx \sum_{i=1}^{L} T_i \approx MAC^i_{total} \approx \sum_{i=1}^{L} D_{evt} \Rightarrow T_{net} \propto D_{evt}.
\]

(18)

![Latency vs. Event Density on Various Networks](image)

Figure 11: The relation between GraI-VIP on-chip latency and event density across various network architectures.
A.1.3 Energy vs. Event Density

During network inference, energy consumption comprises two main parts: memory accesses and logic computation. Memory accesses can be described as data flowing from and to the memory, which consumes a significant sink of energy. For an energy estimation, we simply categorize the memory accesses that happen in each event-driven convolution block (Conv-ReLU) into three components: read operations to activation out (ReadO), read operations to parameters (ReadW), read and write operations (ReadA, WriteA) to accumulate states (Acc States), as depicted in Fig. 12.

![Figure 12: Memory accesses in event-driven convolution.](image)

- **a. Read operations to event out (Green):** ReadOut occurs before each convolution block, it reads $N_{ro}$ times depending on the inference execution mode, i.e. $N_{ro} = 3$ if block $i$ runs for delta-frame inference (temporal) and $N_{ro} = 1$ for full-frame inference (spatial).

\[
ReadO_{i+1} = N_{ro} \times H_{mi+1} \times W_{mi+1} \times C_{mi+1}. \tag{19}
\]

- **b. Read operations to parameters (Orange):** In an event-driven convolution layer $i + 1$, solely non-zero out events from the former convolution layer $i$ will trigger a read for the associated weight parameters $W_{i+1}$.

\[
ReadW_{i+1} = C_{out_{i+1}} \times H_{ki+1} \times W_{ki+1} \times N_{evt_i} \times D_{evt_i}. \tag{20}
\]

- **c. Read and Write operations to states (Blue):** The output feature maps (states) from each convolution are retained for the following layer processing, or for the subsequent frame computation in the case of delta-frame inference. Therefore, the number of reading and writing states can be estimated as:

\[
ReadA_{i+1} + WriteA_{i+1} = C_{out_{i+1}} \times H_{ki+1} \times W_{ki+1} \times N_{evt_i} \times D_{evt_i} \times 2. \tag{21}
\]

Accordingly, the complete energy consumption utilized for memory accesses under fp16 execution can be formulated as:

\[
E_{mem} = \sum_{i} (E_{mem}^{fp16} \times (ReadO_i + ReadW_i + ReadA_i + WriteA_i)), \tag{22}
\]

where $E_{mem}^{fp16}$ is the energy cost of a single read/write operation in SRAM at half-precision floating points (fp16).

Apart from the energy consumption associated with memory accesses, there is an additional energy expenditure related to multiply-accumulate (MAC) operations. We calculate the energy cost of each MAC operation by multiplying it with its respective frequency of occurrence, as per the computation outlined in Eq. (17).

\[
E_{logits} = \sum_{i} (E_{add}^{fp16} + E_{mul}^{fp16}) \times MAC^*_i, \tag{23}
\]

where $E_{add}^{fp16}$ and $E_{mul}^{fp16}$ represent the energy cost of individual addition and multiplication operations at half-precision. Consequently, the energy estimation model tailored for event-driven processor can be succinctly expressed as

\[
E_{net} = E_{mem} + E_{logits} = \sum_{i} (E_{mem}^{fp16} \times (ReadO_{i+1} + ReadW_i + ReadA_i + WriteA_i)) + \sum_{i} (E_{add}^{fp16} + E_{mul}^{fp16}) \times MAC^*_i \approx C_{mem} \times \sum_{i} D_{act_i} \times N_{act_i} + C_{logits} \times \sum_{i} D_{act_i} \times N_{act_i} \Rightarrow E_{net} \propto \sum_{i} D_{act_i} \times N_{act_i} \Rightarrow E_{net} \propto D_{act}. \tag{24}
\]

where $C_{mem}$ and $C_{logits}$ indicate the constants. Drawing from our modeling approach, we can infer that the energy consumption of network is approximately in proportion to its event density during inference.

### B. Event-Driven DNN Processor GraI-VIP

<table>
<thead>
<tr>
<th>Resources/Features</th>
<th>GraI-VIP</th>
</tr>
</thead>
<tbody>
<tr>
<td>PROCESS</td>
<td>TSMC 12FFC</td>
</tr>
<tr>
<td>SILICON AREA</td>
<td>7.6 × 7.6 mm²</td>
</tr>
<tr>
<td>TRANSISTORS</td>
<td>4.5 G</td>
</tr>
<tr>
<td>MAX # NEURON CORES</td>
<td>144</td>
</tr>
<tr>
<td>MAX # NEURON</td>
<td>18 Millions</td>
</tr>
<tr>
<td>MAX # SYNAPSES</td>
<td>48 Millions</td>
</tr>
<tr>
<td>ON-CHIP MEMORY</td>
<td>36 MB</td>
</tr>
<tr>
<td>INFORMATION CODING</td>
<td>Graded spike events (up to 16-bit payload)</td>
</tr>
<tr>
<td>PROCESSING TYPE</td>
<td>16-bits floating points</td>
</tr>
<tr>
<td>SYNAPSES TYPE</td>
<td>2/4/8/16-bits floating points</td>
</tr>
<tr>
<td>FREQUENCY</td>
<td>650 MHz</td>
</tr>
</tbody>
</table>

In this section, we present a concise overview of the event-driven processor GraI-VIP, which serves as a crucial component in our experiments to evaluate the hardware performance of event suppressed models. GraI-VIP stands as a
commercially-available event-driven neural-network accelerator, building upon the successor of NeuronFlow [28, 5], and is developed by GrAI Matter Labs. As illustrated in Fig. 13, GrAI-VIP is a 12-nm taped-out System-on-Chip (SoC), comprising a grid arrangement of SIMD-4 event-driven cores in a $12 \times 12$ configuration. Each core is equipped with 2Mbits on-chip memory for the storage of both weights and neuron states in an energy-efficient and performant manner. Additionally, each event-driven core is furnished with a set of event queues and vector units, contributing to enhanced performance and energy efficiency. Furthermore, a comprehensive depiction of the distinctive attributes of GrAI-VIP is provided in Tab. 2, while its hardware development kits (HDK) are visually exemplified in Fig. 14.

Figure 13: Block diagram of the event-driven neural-network accelerator (GrAI-VIP). The zoom-in shows the high-level structure of a neuron core.

Figure 14: GrAI-VIP 80mm M.2 board.

C. Bayesian Optimization with SAT

The core of our study involves combining activation suppression and temporal suppression to achieve a cumulative effect in event suppression. Therefore, the problem can be formulated as:

$$\begin{align*}
\min_{\omega, \theta} & \quad L_{\text{total}}(\omega, \theta), \\
\min_{\omega, \theta} & \quad L_{\text{task}}(\omega, \theta) + \lambda_s L_{\text{sigma}}(\omega, \theta) + \lambda_d L_{\text{delta}}(\omega, \theta). 
\end{align*}$$

Eq. (25) shows that the efficacy of our suppression training hinges on three components: task loss, sigma sparsity penalty, and delta sparsity penalty. However, these three loss terms compete, since excessive optimization of one may result in the suboptimal optimization of the other two. Therefore, the optimization focus is regulated by coefficient pairs $(\lambda_s, \lambda_d)$ associated with these loss components. To streamline the training effort for various coefficient pairs, we employ Bayesian Optimization (BO) for efficient hyper-parameter search.

We provide an illustrative example of MobileNetv1-SSD utilizing the EgoHands dataset to visually elucidate the concept behind our tailor-made target function, known as the Sparsity-Accuracy Aware Target (SAT), as described in Eq. (26).

$$f(\lambda_s', \lambda_d') = S_{\text{cut}}(\lambda_s', \lambda_d') \times \sigma(\beta \times (C(\lambda_s', \lambda_d') - C_{\text{lim}})).$$

First, the top two heat maps in Fig. 15 respectively represent the accuracy and event sparsity maps of CATS-optimized models with 25 coefficient pairs $(\lambda_s, \lambda_d)$. We observe that as $\lambda_s$ and $\lambda_d$ increase, the model’s accuracy drops and the event sparsity increases from the left-bottom to the right-top. Our optimization objective is to maximize the event sparsity $S_{\text{cut}}$ within the network while maintaining the model accuracy $C$ above a quality constraint of $C_{\text{lim}}$. Assuming the standard-trained model has an accuracy of 95.35%, and we aim to preserve 99.5% of the model’s quality after optimization. Thus, the quality constraint $C_{\text{lim}}$ is set at 94.87%. To account for both metrics (accuracy and event sparsity) in optimization, we generate a soft mask through the sigmoid function $\sigma(\beta \times (C(\lambda_s', \lambda_d') - C_{\text{lim}}))$ based on accuracy (where $\beta = 10^3$), as shown in the left-bottom heat map of Fig. 15. This mask selects a few trials that meet the quality constraint. Subsequently, we multiply this masked accuracy map with the event sparsity map to visualize our target function SAT in the right-bottom heat map of Fig. 15. As a result, the peak score (indicated in red circle) in the target function map represents the optimal CATS-optimized model under the given quality constraint. In general, it only takes 5 to 7 trials with different coefficient pairs to reach this optimum, leading to a reduction in training time by over $4 \times$. This confirms the effectiveness of SAT in Bayesian Optimization.

D. Static camera vs. Moving Camera

Table 3 presents the outcomes of event suppression using the FairMOT-yolov5s model on the MOT17 dataset for object tracking with both static and moving cameras. One noteworthy observation is that temporal suppression (temporal) from static cameras achieves a $1.30 \times$ lower event density and a $1.77 \times$ lower standard deviation in the temporal domain compared to that from moving cameras. This finding reveals the higher stability of network computations.
Table 3: Event suppression results of FairMOT on MOT17 (3 videos recorded from static cameras: "MOT17-02-SDP", "MOT17-05-SDP", "MOT17-09-SDP", 4 videos recorded from moving cameras: "MOT17-05-SDP", "MOT17-09-SDP", "MOT17-11-SDP", "MOT17-13-SDP"). \(D^e_{ev,*}\) represents the event density in the spatial domain during full-frame inference, while \(D^d_{ev,*}\) denotes the event density in the temporal domain during delta-frame inference.

<table>
<thead>
<tr>
<th>Model</th>
<th>Static Camera</th>
<th>Moving Camera</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>(D^e_{ev,*})%</td>
<td>(D^d_{ev,*})%</td>
</tr>
<tr>
<td>BASELINE</td>
<td>48.95 / 0.09</td>
<td>50.34 / 0.55</td>
</tr>
<tr>
<td>ACTIVATION</td>
<td>34.82 / 0.06</td>
<td>35.99 / 0.44</td>
</tr>
<tr>
<td>TEMPORAL</td>
<td>38.93 / 0.05</td>
<td>22.47 / 1.08</td>
</tr>
<tr>
<td>CATS</td>
<td>34.01 / 0.03</td>
<td>19.82 / 0.95</td>
</tr>
</tbody>
</table>

The highest score \(\rightarrow\) Optimal.