Challenges in Energy-Efficient Deep Neural Network Training with FPGA

Yudong Tao¹, Rui Ma¹, Mei-Ling Shyu¹, Shu-Ching Chen²
¹Department of Electrical and Computer Engineering
University of Miami, Coral Gables, FL, USA
²School of Computing and Information Sciences
Florida International University, Miami, FL, USA
{yxt128, rxm1351, shyu}@miami.edu, chens@cs.fiu.edu

Abstract

In recent years, it is highly demanding to deploy Deep Neural Networks (DNNs) on edge devices, such as mobile phones, drones, robotics, and wearable devices, to process visual data collected by the cameras embedded in these systems. In addition to the model inference, training DNNs locally can benefit model customization and data privacy protection. Since many edge systems are powered by batteries or have limited energy budgets, Field-Programmable Gate Array (FPGA) is commonly used as the primary processing engine to satisfy both demands in performance and energy-efficiency. Although many recent research papers have been published on the topic of DNN inference with FPGAs, training a DNN with FPGAs has not been well exploited by the community. This paper summarizes the current status of adopting FPGA for DNN computation and identifies the main challenges in deploying DNN training on FPGAs. Moreover, a performance metric and evaluation workflow are proposed to compare the FPGA-based systems for DNN training in terms of (1) usage of on-chip resources, (2) training efficiency, (3) energy efficiency, and (4) model performance for specific computer vision tasks.

1. Introduction

As an emerging technique in the field of computer vision, the deep neural network (DNN) has achieved superior performance in various applications. For example, the convolutional neural network (CNN) has proven to be an effective approach to recognize abstract and high-level concepts from unstructured visual data, such as images and videos. ImageNet Large Scale Visual Recognition Challenge (ILSVRC) [9] has witnessed the emergence of numerous milestone image classification models, including VGGNet [39], ResNet [18], etc. Apart from image classification, CNN can also achieve state-of-the-art performance on many other computer vision tasks, such as object detection [36], segmentation [17], and action recognition [30]. Furthermore, other DNN architectures, such as the generative adversarial network (GAN) [13] and graph convolutional neural network (GCNN) [48], have been recently proposed and applied to a broader range of critical computer vision applications, including image generation, image denoising, cloud point segmentation, etc.

Besides the achievements obtained by DNN, it can also be observed that as the model performance improves, the model size also becomes larger and larger. Given sufficient amounts of training samples, deeper and wider DNN models usually perform better than shallower and thinner ones [32]. However, the performance of DNN does not scale linearly with the model size. For example, AmoebaNet-A [34], an extremely-large-scale CNN model with 469 million parameters, is roughly 275 times the size of ResNet-101 [18]. Compared with the explosive model size, the performance improvement of AmoebaNet-A is not that significant: it is only 19.0% better than ResNet-101 in terms of the top-1 error rate on the ImageNet dataset (i.e., reduced the error rate from 19.87% to 16.1%). More importantly, such a large model cannot be deployed on edge devices due to limited resources.

Low power electronics, such as mobile devices, unmanned aerial vehicles (UAVs), and Internet of Things (IoT) sensors, are electronic devices that are designed to operate under a limited power capacity. Recently, smartphones have become the primary platforms of modern computer vision technologies, including face unlock, text recognition, and many others. However, the “most desired” feature of a computer vision application on smartphones is not the performance of the corresponding computer vision algorithms, but how many computational resources it consumes [1]. Therefore, it is demanding to build energy-efficient DNNs that can satisfy the energy budget of edge devices. Moreover, due to the benefits in preserving data privacy, learning in the local environment, such as federated...
learning [24], has been proposed and attracted much attention in recent years. It is also desired to provide flexibility to users to customize their local recognition applications. To enable such technology at edge, it is necessary to allow the edge devices to train DNNs in an energy-efficient manner. Moreover, the global market size of computer vision is estimated to increase from USD 11.9 billion in 2019 to USD 17.4 billion by 2024, with a compound annual growth rate (CAGR) of 7.8%; whereas the market share of computer vision technology in edge devices is growing exponentially [29]. As a result, training DNNs on edge devices can have a significant impact on the development of low power computer vision technology.

Furthermore, the process of developing a new deep learning model is always energy-intensive. A recent study conducted by Strubell et al. [41] reveals that the estimated carbon emission from training a transformer model [45] with the neural architecture search using GPU can be five times as much as the carbon emission of a car in its whole lifetime. Even though the amount of CO₂ produced from deep learning is still negligible compared with the total carbon emissions from the whole planet, low power solutions are still in urgent need in order to slow down the increasing energy consumption in deep learning.

To improve the efficiency of DNN computation, efficient neural network architectures such as SqueezeNet [21] and ShuffleNet [54] were proposed. These designs could reduce the amounts of parameters and operations without significantly degrading the model performance. Meanwhile, model compression and quantization are introduced to effectively reduce the model size and improve efficiency. Model compression methods [2, 19] aim to prune the redundant structures in the neural networks that have no or minimal impact on the model performance to avoid wastes of memory and computing power. On the other hand, model quantization [15] could reduce the number of bits used in parameters and results of the DNNs so that the computation can become more efficient. DNNs optimized by the aforementioned techniques can achieve comparable performance with significantly smaller memory usage and better computing efficiency. However, many model compression and quantization methods cannot be directly applied during the DNN training stage. Otherwise, the model performance will significantly degrade. Modified optimization methods including stochastic weight averaging [50], low-precision stochastic variance-reduced gradient [37], etc., were recently proposed to train DNNs with low-precision floating numbers.

Despite the efficient algorithms and methods of model compression and quantization, hardware platforms, such as GPUs, might not be flexible enough to support all sorts of optimizations. For example, most of the commercial GPUs support only full-precision floating-point operations. Using fixed-point or even mixed-precision numbers for calculation is not fully supported in most of GPUs. Meanwhile, random network compression might not benefit the computation efficiency on GPUs since the computation is highly parallelized, and the overhead of memory alignment is higher than the gains obtained from model compression. Hence, a hardware-software co-design is required to accelerate the DNN computation at the edge, and the flexibility of hardware platforms thus becomes a key feature. Field-Programmable Gate Arrays (FPGAs) thus become a good candidate, providing good energy efficiency and flexibility to configure the hardware. The advantages and disadvantages of FPGA compared to GPUs will be further discussed in details in Section 2.

The rest of the paper is organized as follows. Section 2 compares various hardware platforms for DNN computation and introduces several existing techniques to accelerate DNN computation on FPGAs. After that, the key challenges in enabling energy-efficient DNN training on FPGAs are discussed in Section 3. Section 4 then proposes a performance metric to evaluate energy-efficient DNN training on FPGAs and a corresponding workflow to benchmark the solutions. In the end, Section 5 concludes the contribution of this paper.

2. Hardware Platforms for DNN Computation

In this section, various hardware platforms for DNN computations are introduced and compared to illustrate the advantages and disadvantages of various platforms. Meanwhile, specific techniques to accelerate DNN computation with FPGAs are briefly discussed and summarized. The energy efficiency of FPGAs for DNN training and inference is also demonstrated.

2.1. Comparing CPU, GPU, and FPGA for DNN Computations

As the accuracy of deep neural networks becomes higher and higher, the model size grows larger to achieve a better representation capability. Thus, both model training and inference of DNNs require the computation accelerators to provide sufficient computation power.

Graphics Processing Units (GPUs) are the most commonly used accelerators for DNN computations. Compared to Central Processing Units (CPUs) that employ a few high-performance floating-point computing cores and optimize the latency of executing instructions, GPUs distribute the tasks among a large number of floating-point computing cores and allow massive parallelism to maximize the throughput. Since the intra-layer and inter-data computations for DNNs are independent, DNN computations can be easily parallelized, and thus GPUs are suitable for accelerating its computations. Moreover, GPUs are well-suited in performing dense floating-point matrix mul-
multiplication (GEMM) operations, which are widely used in mainstream DNNs [31].

GPUs processing can achieve the highest throughput for DNN computations. However, it is not energy-efficient since GPUs implement complex control modules to enable the computation pipeline for a general purpose and only have a limited flexibility to handle network sparsity and data types (i.e., most GPUs support only full-precision floating-point operations and some support half-precision floating-point and 8-bit fixed-point operations) [31]. Meanwhile, the latency of GPUs is longer, which is critical to streaming data processing and algorithms with inter-data dependency.

Field-Programmable Gate Arrays (FPGAs), on the other hand, have the potential to address these issues. FPGAs allow the integrated circuit reconfiguration and provide the flexibility to implement wide ranges of operations and instructions. Modern FPGAs contain many different components and on-chip resources, including flip-flops, look-up tables, arithmetic-logic units, communication cores, block RAMs, etc. [26]. In addition, FPGAs do not rely on the Von-Neumann architecture, which can potentially alleviate the bottlenecks in external memory access. Therefore, DNNs on FPGAs can achieve a much better energy efficiency (GOPS/Watts) than GPUs [6].

Moreover, FPGAs can be configured to directly access peripheral hardware components such as sensors or input data sources, which can offer very high bandwidth and much lower latency. On the other hand, the communication between GPUs and hardware components is less efficient. That is, standard buses (USB or PCIe) need to be employed in order to access the hardware, and a host system (e.g., CPU) is also required. As a result, the latency of GPUs is much higher than that of FPGAs. The flexibility of FPGAs also enables an easy deployment of various model compression and quantization methods. For example, Binarized Neural Network (BNN) [20], a recently proposed neural network that achieved nearly state-of-the-art results on multiple benchmark datasets, uses only a 1-bit data type for all weights and activations at run time. Therefore, BNN is well suited to be deployed on FPGAs.

Although FPGAs can offer better energy efficiency, connectivity, and flexibility, one major challenge of using FPGAs is the engineering effort in development. Unlike GPU development that requires only software engineering skills, the development of FPGAs requires hardware configuration skills as well. Moreover, FPGAs do not have as many pre-built packages or libraries as GPUs for DNN computations. Though several existing libraries, such as PYNQ1, were released to facilitate the high-level implementation of DNN inference on FPGAs, training DNNs on FPGAs still remains a major challenge. Consequently, using FPGAs for DNN computations can be much harder than using GPUs for many deep learning researchers and engineers.

Table 1 summarizes the differences among CPU, GPU and FPGA for DNN computations [6, 26, 31]. In short, GPU remains the superior hardware for high-throughput implementations of DNNs; while FPGAs have a great potential in applications where power consumption, power efficiency, and/or latency are of concern. However, in order to make FPGAs more broadly used for DNN acceleration, open-source libraries that provide a high-level abstraction of the hardware programming and alleviate the requirements in hardware configuration skills and knowledge for DNN inference and training. In addition to the homogeneous computing environment (i.e., processing DNNs using a single type of devices), the heterogeneous computing environment can potentially further improve the performance and provide additional flexibility to balance the throughput and power-efficiency [44]. FPGA, GPU, and CPU can incorporate with each other to achieve a better system performance. However, implementing DNN inference and training on such a heterogeneous environment brings additional levels of complexity. To maximize the utility of various hardware platforms, building a simplified and efficient design flow that enables an easier use of FPGAs for DNNs is thus the most important problem to solve.

### 2.2. DNN Acceleration on FPGAs

Both software and hardware acceleration techniques have been studied for FPGAs-based deep learning. For software acceleration, the main idea is to reduce the computation or bandwidth requirements of deep learning models as much as possible while keeping the accuracy. Current methods toward software acceleration include network optimization, data quantization, and weight reduction [14].

Network optimization aims at simplifying the calculations in deep learning models without losing too much performance, thus reducing the bandwidth requirements of FPGAs. For example, a CNN accelerator design with uniform loop unroll factors across different convolutional layers was proposed, which achieves a performance of 61.62 GFLOPS [51]. In [42], a systematic design space explo-

1https://github.com/Xilinx/PYNQ

<table>
<thead>
<tr>
<th></th>
<th>CPU</th>
<th>GPU</th>
<th>FPGA</th>
</tr>
</thead>
<tbody>
<tr>
<td>Throughput</td>
<td>Lowest</td>
<td>Highest</td>
<td>High</td>
</tr>
<tr>
<td>Latency</td>
<td>Highest</td>
<td>Medium</td>
<td>Lowest</td>
</tr>
<tr>
<td>Power</td>
<td>Medium</td>
<td>Highest</td>
<td>Lowest</td>
</tr>
<tr>
<td>Energy Efficiency</td>
<td>Worst</td>
<td>Medium</td>
<td>Best</td>
</tr>
<tr>
<td>Device Size</td>
<td>Small</td>
<td>Large</td>
<td>Small</td>
</tr>
<tr>
<td>Development</td>
<td>Easiest</td>
<td>Easy</td>
<td>Hard</td>
</tr>
<tr>
<td>Library Support</td>
<td>Sufficient</td>
<td>Sufficient</td>
<td>Limited</td>
</tr>
<tr>
<td>Flexibility</td>
<td>Limited</td>
<td>Limited</td>
<td>Flexible</td>
</tr>
</tbody>
</table>
roration methodology was proposed to maximize the throughput of an OpenCL-based FPGA accelerator of two large-scale CNNs: AlexNet and VGG, achieving a peak performance of 136.5 GOPS for the convolution operation and 117.8 GOPS for the entire VGG network. Another framework that employs a fusion architecture and heterogeneous algorithms to accelerate CNNs on FPGAs was proposed [49]. Zhang et al. proposed a two-step optimization strategy, namely reverse-pruning and peak-pruning, which successfully reduced the size of AlexNet by a factor of 13x without the accuracy loss on a Xilinx Zynq ZCU104 FPGA accelerator [53].

Data quantization is another commonly used model compression approach for deep learning on FPGAs, where the weights and activations in a typical neural network represented by floating-point numbers are replaced by the fixed-point representations with fewer bits. By doing so, the storage space of the deep learning model will be greatly reduced, thereby reducing the computational cost as well as energy consumption. For example, Qiu et al. compared the results from multiple data quantization approaches with different data types, including 48-bit fixed-point, 16-bit fixed-point, and 32-bit floating-point, and presented that the proposed 8/4-bit dynamic-precision quantization only exhibited a 0.4% accuracy loss on the VGG16 model [33]. In [55], the low precision binarized neural network was implemented on a low-cost FPGA development board, ZedBoard, and it outperformed all existing CPU, GPU, and FPGA-based baseline accelerators.

The fundamental idea of weight reduction approaches is to apply low-rank approximation on the model weight in order to reduce the sizes of the weight matrix, thereby reducing the total number of operations. For example, Fararone et al. proposed the reconfigurable constant coefficient multipliers (RCCMs) circuits that multiply the input values by a restricted choice of coefficients using only adders, subtractors, bit shifts, and multiplexers (MUXes) [11]. The proposed design on Xilinx KU115 FPGA achieved 50% resource savings over traditional 8-bit quantized networks.

However, many of the aforementioned techniques cannot be adopted during model training since they might significantly reduce the final model performance. Efficiently training DNNs on FPGAs needs to incorporate low-precision optimization techniques and advanced data structures for the weight representation to achieve state-of-the-art performance without violating the constraint of energy efficiency. To mitigate the loss in accuracy, a low-precision stochastic variance-reduced gradient optimization method that can train the DNN with low-precision weights was proposed recently [37].

3. Challenges in DNN Training with FPGAs

Current DNN models focus on a static and offline training mechanism, where the training data is prepared in advance. However, it is demanding to train DNNs dynamically and to adapt the models to the local environment. Also, when data privacy is of concern, i.e., the users do not want to share their personal and sensitive information with the AI companies, distributed model training, such as federated learning [24], is more desirable. In both scenarios, training DNN models locally on edge devices is necessary, and thus efficient DNN training is an important research problem to be delivered. Since the low power nature of the edge devices, FPGAs become a good candidate for the primary processor for DNN training.

Although many researchers have focused on DNN inference on FPGAs, very few research papers have explored DNN training on FPGAs, or how to optimize the architecture design on FPGAs for DNN training. Moreover, to find the optimal solution to a specific application on the FPGA platform, both DNN architecture and its FPGA implementation need to be determined with the constraints of limited on-chip resources. Significant research efforts should be invested to achieve the convenient deployment of DNNs on FPGAs for training. The main challenges of implementing DNN training on FPGAs are as follows.

1. When DNNs are trained, computing the gradients of network parameters depends on both the inputs of the current layer and the gradients of its following layer(s). The length and heterogeneity of the data dependency paths of different layers make it difficult to design a FPGA system that could effectively pipeline the processes and avoid external memory accesses.

2. The knowledge required for the DNN design and FPGA design is different. While designing an optimized CNN training framework requires in-depth knowledge in computer vision, deep learning, and optimization, deploying DNNs on FPGAs requires knowledge about logic circuit design and HDL languages.

As shown in Figure 1, the data dependency of an L-layer linear DNN becomes more complicated when the Backward Propagation (BP) is involved. BP requires the intermediate
outputs of each layer $F_i$, $i = 1, 2, \ldots, L$ to be reused to compute the gradients of the parameters, $\delta p_i$, which are dependent on the partial derivatives of loss with respect to the intermediate outputs of the following layers, i.e., $E_j$, $j > i$. Such data dependency raises a great challenge in the memory management and data reusing, which are critical to the computing efficiency and power efficiency of DNN training. While reusing the data locally can optimize the performance, more on-chip resources will be consumed. The optimal solution to avoid external memory access varies for different network architectures and computing platforms, i.e., the performance of training DNNs on FPGAs deeply depends on the architecture designs of both the neural networks and hardware.

To address this challenge, several FPGA-based DNN training accelerators have been proposed recently. FPDeep architecture [12] employs the layer partition and mapping strategies and incorporates fine-grained operation pipelining to maximize resource sharing. CNN training with FPDeep can achieve at most 6.36 times gain in energy efficiency. However, such a architecture limits the DNN to be linear, i.e., each layer has at most one preceding layer and one succeeding layer. Therefore, many networks with skipped connections (e.g., ResNet [18], etc.) and other complex structures cannot be trained with the FPDeep architecture. In [46], the data router architecture was proposed to feed data and weights to a multiply-and-accumulate (MAC) array to enable more flexible computation acceleration for CNN training. The proposed architecture can achieve up to 479 GOPS throughput but worse power efficiency for a large batch size. The limited memory bandwidth on the FPGA limits the utilization rate of the FPGA and thus degrades its power-efficiency. Based on the aforementioned state-of-the-art FPGA architecture designs for DNN training, it can be observed that the flexibility of FPGAs cannot be well utilized, and the energy efficiency of CNN training on FPGAs might not be achieved using an inappropriate architecture design.

Furthermore, to the best of our knowledge, all the existing frameworks mainly consider CNNs while other network structures like recurrent neural networks (RNN), graph neural networks (GNN), etc., are not supported. However, a mixed-use of CNNs, RNNs, and GNNs is critical to applications such as video analysis, which increases the complexity of hardware design for network training. Therefore, developing toolkits that can facilitate the design workflow and shorten the design cycle of network training becomes the most important problem to be addressed. Given the wide variety of factors to be considered during design, including network architectures, hardware constraints, performance requirements, etc., it is impossible to have a one-for-all design to train various DNNs on FPGAs. The complexity of this problem makes the manual design process very time-consuming, even for a seasoned FPGA engineer. Consequently, an automated design workflow from the DNN architecture to the hardware design is necessary to enable efficient and effective DNN training for FPGAs. Furthermore, such an automated FPGA design workflow can decouple the needs in the knowledge of the DNN training framework design and hardware design. If an effective automated design workflow is available, researchers and engineers can develop DNNs for specific applications without the need to possess deep knowledge about the hardware design.

An automated design for FPGAs is not a new concept. Both Xilinx and Altera, two largest FPGA manufacturers, provide a series of tools to facilitate the design process, including automated place and route, automated design optimization, etc., along with the high-level synthesis (HLS), i.e., converting a high-level programming language, such as C and C++, to a hardware description language (Verilog or VHDL) [7]. However, such a high-level synthesis can barely work for deploying DNNs, especially for training DNNs, since a straightforward conversion from high-level instructions to logic circuit design consumes too many on-chip resources, which is beyond the capability of current commercial FPGA devices. Meanwhile, the general HLS cannot apply model compression and other DNN-specific optimization techniques, which increases the needs in on-chip resources. There exist some HLS software designed for DNN inference, and the model compression and quantization are incorporated to reduce the resource usage. The solutions can mainly be divided into two types, namely processing-engine architecture [38, 52] and grouped-operation architecture [16]. The processing-engine architecture builds an array of general-purpose pro-
cessors, such as MAC, which optimizes the resource usage and thus can deploy larger models with a larger batch size. The grouped-operation architecture, on the other hand, implements the operations in DNNs at a higher-level, such as a convolution operation processor, which optimizes energy efficiency. However, for training DNNs, the processing-engine architecture which can easily reach the memory access bottleneck due to less memory reuse has been implemented and hit the limits of memory bandwidth [46]; while the grouped-operation architecture uses too many on-chip resources [12]. Therefore, further optimizations are required to realize an effective automated design for efficient DNN training.

It has been witnessed in recent years that Neural Architecture Search (NAS) becomes an effective approach for automated architecture design of DNNs [4, 5, 35, 43, 56]. Furthermore, the hardware efficiency has been considered in some NAS frameworks which optimize the DNN architecture with the consideration of computation efficiency [4, 47]. Feedback from hardware is taken into account for searching the optimal architecture, where the efficiency is considered as a constraint. Following the same strategy, FPGA resources can be used as a constraint in the NAS framework, so the hardware design and the DNN architecture can be optimized simultaneously [16, 22]. Therefore, it is viable to use NAS to optimize the hardware design for DNN training as well. When the hardware design is considered, the type of processors in the array and the operation groups to form become the hyper-parameters of the overall design and thus enlarge the search space. Therefore, how to effectively retrieve the solution should be addressed in the future research.

4. Energy-Efficient DNN Training Benchmark

To address the problem of energy-efficient DNN training with FPGAs, a hardware-software co-design is required. The DNN architectures should be designed with the awareness of the hardware constraints of FPGAs and target performance, and the hardware design needs to be optimized based on the DNN architecture. To evaluate the co-design solution, both DNN-related and hardware-related performance metrics, including on-chip resource usage, training efficiency, energy efficiency, and task-specific model performance, need to be considered for a comprehensive evaluation that reflects the overall design quality. In this section, a performance metric and the evaluation workflow are discussed based on three identified computer vision tasks for the energy-efficient DNN training benchmark.

4.1. Identified Computer Vision Tasks

With the rapid development of computer vision, various computer vision tasks were proposed and solved every year. In this energy-efficient DNN training benchmark, three common computer vision tasks are selected to reflect different potential scenarios that require DNNs and model training. Table 2 summarizes the identified tasks: image classification, video classification, and object detection, as well as their pre-training datasets, fine-tuning and test datasets, the task-specific performance metrics, and the example state-of-the-art DNN architectures for the tasks. The pre-training dataset is used to train the DNN models before deploying to the local device, the fine-tuning dataset is used to train the models on the local FPGA, and the test dataset is used for evaluating the performance after fine-tuning.

Among these tasks, image classification whose objective is to classify an image into a specific category based on its visual content is regarded as the most basic one. There are a large number of datasets for image classification, such as MNIST [27], CIFAR [25], ImageNet [9], and Food-101 [3]. In this benchmark, ImageNet is used to pre-train the model, while the data in the Food-101 dataset will be used to fine-tune the model. Top-k accuracy is usually chosen as the evaluation metric for most image classification tasks, which can be defined as follows. Given an image, the image classification model produces a probability of the image belonging to each category. The image is regarded as correctly classified if the true label is among the categories with top-k highest probabilities. The top-k accuracy can thus be defined as the portion of correctly classified images among all test images, and we use \( k = 5 \) for the energy-efficient DNN training benchmark. Since DNNs for image classification are usually a CNN model with limited types of operations and relatively simple network structures, training the image classification models on FPGAs should be the easiest task to achieve.

Object detection is a more complex computer vision task than image classification. As is shown in Figure 2, the objective of object detection is to find the locations of the semantic objects in images using bounding boxes. Two of the most widely used object detection datasets are the Pascal Visual Object Classes (VOC) dataset (with 27,450 annotated objects from 11,530 images) [10] and the Common Objects in COntext (COCO) dataset [28] which is a larger dataset with 1.5 million annotated objects from 330k images. The Intersection over Union (IoU) is often used to

![Figure 2. The object detection result of an example image from the COCO dataset [28]](image-url)
measure how well an algorithm performs on detecting an object (as defined below).

\[ IoU = \frac{A \cap B}{A \cup B} \]  

(1)

where \( A \) is the predicted bounding box of an object in the image and \( B \) is the ground truth bounding box. \( A \cap B \) represents the intersected area between these two bounding boxes, whereas \( A \cup B \) is their combined area. The IoU is then obtained by dividing these two areas.

Mean average precision (mAP) is the most commonly used metric to evaluate the overall performance of an object detection algorithm and is defined as follow.

\[ mAP = \frac{1}{N} \sum_{i} AP_{i} \]  

(2)

where \( mAP \) is the average \( AP \) among all classes and \( AP_{i} \) stands for the average precision of all objects in the \( i_{th} \) class. The value of \( AP \) can be calculated by finding the area under the precision-recall curve (described in [10]). An IoU threshold is used to determine whether an object is correctly detected or not. For example, \( AP^{0.5} \) means the detected objects with IoU scores of above 0.5 would be considered as correct.

Mean average precision (mAP) is the most commonly used metric to evaluate the overall performance of an object detection algorithm and is defined as follows:

4.2. Evaluation Workflow and Performance Metric

Figure 3. The proposed evaluation workflow

In addition to task-specific performance metrics, the system performance should be measured, including power consumption, processing time, and resource usage. Figure 3 depicts the diagram of how the system evaluation is conducted, which includes three stages, namely the design stage, fine-tuning stage, and testing stage. In the design stage, for a specific task, the DNN architecture and its hardware design for a target device should be conducted. The design might go through several cycles, i.e., the DNN architecture needs to be updated based on the results of the hardware design. Once the design stage is completed, a DNN architecture, the corresponding FPGA-based hardware design for model training, and the pre-trained weights of the DNN model can be obtained. After that, the DNN training framework will be deployed on the FPGA-based system, where the fine-tuned dataset will be fed to the embedded system to fine-tune the model. Once the model is being trained, the power meter connected to the system will start to measure the real-time power consumption of the system. A complete signal will be sent to the tested system when a maximum training time \( T_{\text{max}} \) is reached. Alternatively, if the fine-tuning process is completed within the time limit, the system will send a complete signal to the evaluation server upon completion. In this case, the total training time will be recorded. On the other hand, once the training is completed, the evaluation server will send a stop signal to the power meter to terminate the power measurement. The amount of power consumed during the fine-tuning process will be accumulated and used as the metric for energy-efficiency. After the fine-tuning step, the evaluation server will send the test dataset to evaluate the fine-tuned model. The sys-
system will be switched into the inference mode and then make predictions on this dataset. Finally, the predicted results will be sent back to the evaluation server for task-specific performance evaluation. The evaluation system, including both fine-tuning and testing stages, can be deployed on Amazon EC2 F1 instances. Deploying the evaluation system on the cloud can allow for flexible accesses to the system and improve the scalability.

To evaluate the overall quality of the design, a comprehensive metric should be adopted. Such a performance metric should consider all aspects of the design, including on-chip resource usage, training efficiency, energy efficiency, and task-specific model performance. Among various resources available on FPGAs, the most important ones for DNN training include the look-up table (LUT), digital signal processor (DSP), block RAM (BRAM), and flip-flop (FF). The average utilization rate of these resources (denoted by $M_u$) can be used for evaluating the on-chip resource usage. If the same FPGA is used for evaluation, the lower the utilization rate, the better the design quality.

Since the total training time is recorded during the evaluation, the training efficiency can be represented by

$$M_t = \frac{T}{T_{\text{max}}}$$ (3)

where $T$ is the time taken to train the model.

Regarding energy efficiency, it is common in the hardware design to specify an energy budget $P_{\text{max}}$. For various application scenarios, $P_{\text{max}}$ can have different values, and 10W can be a suitable candidate for the mobile computing. Given the energy budget, if a solution exceeds the budget, it fails automatically. Otherwise, the score for energy efficiency can be computed by

$$M_p = \frac{W_{\text{total}}}{P_{\text{max}} \times T}$$ (4)

where $W_{\text{total}}$ is the total power consumption during the fine-tuning stage, which is measured by the power meter.

The task-specific metric $M_s$ can be the top-k accuracy value for the image and video classification tasks and the mAP value for the object detection task. Hence, the overall system performance can be scored as

$$S = 1 - [w_u M_u + w_t M_t + w_p M_p + w_s (1 - M_s)]$$ (5)

where $w_u$, $w_t$, $w_p$, and $w_s$ are the weighting factors of each individual metric respectively and $w_u + w_t + w_p + w_s = 1$. The overall system performance $S$ ranges from 0 to 1, and the design quality is better when $S$ is closer to 1. Since the resource usage will be implicitly reflected in energy efficiency $M_p$ and training efficiency can be partially reflected in model performance $M_s$, it is desired to assign lower values to $w_u$ and $w_t$.

5. Conclusion

In this paper, the advantages and disadvantages of deploying DNNs on FPGAs compared to CPUs and GPUs are summarized. FPGA is an alternative platform to train DNNs at the edge with the constraints of energy efficiency. However, the solutions to train DNNs on the edge devices using FPGAs have not been well exploited. The challenges of implementing DNN training on FPGAs mainly lie in the complexity of resource management and the requirements of both software and hardware design knowledge to obtain a valid solution. Therefore, we propose to leverage the automated hardware design based on HLS to accelerate the development cycle and to achieve a better system performance. To evaluate the performance of the FPGA-based DNN training systems and motivate the research in this domain, a comprehensive performance metric is proposed with the consideration of on-chip resource usage, training efficiency, energy efficiency, and model accuracy. We have identified three critical computer vision tasks, namely image classification, object detection, and video classification, and design an evaluation workflow to measure the design quality of the solutions for these three tasks.

References


[32] Samira Pouyanfar, Saad Sadiq, Yilin Yan, Haiman Tian, Yudong Tao, Maria E. Presa Reyes, Mei-Ling Shyu, Shuching Chen, and S. S. Iyengar. A survey on deep learn-


